





## Fig. 2



**Fig.3**






Fig. 4a




Fig. 4b




[illegible]

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
OPCODE			DEST PORT / DESTINATION DEV ID			SRC PORT			DATA LEN			E	EC ODE	COS	C
ADDRESS															
DATA															

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
OPCODE			DEST PORT / DESTINATION DEV ID			SRC PORT			DATA LEN			E	EC ODE	COS	C
ADDRESS															
DATA															

**Fig.7**  
**PRIOR ART**







**Fig. 9**




Fig.10




Fig.11

LINE 0 →	FC   LC   BC/MC   Cpy_cnt (5b)   Cell_length (7b)   CRC (2b)   NC_header (16b)   Src Count (6)   IPX   IP   Time_Stamp (14b)   O bits (2b)   P   NextCellLen (2b)   CpuOpcode (4b)   Cell_data (0-9B)
LINE 1 →	Cell_data (10-27) Bytes
LINE 2 →	Cell_data (28-45) Bytes
LINE 3 →	Cell_data (46-63) Bytes

Fig.12






Fig.14




Fig.15




Fig.16






Fig.17

FFP PROGRAMMING FLOW CHART




Fig.18





Fig.19






FIGURE 20

Subst Huxley

The diagram illustrates two scenarios for CP Bus bandwidth based on the pipeline depth of 4 clock cycles.


**Max Bandwidth case on CP Bus:** This scenario shows an alternating sequence of Write and Read operations. The top waveform is a clock signal. Below it, the data bus shows a sequence of operations: Write, Read, Write, Read. A horizontal double-headed arrow indicates the 4-clock maximum pipeline depth, spanning from the start of a Write operation to the start of the next Read operation.

**Min Bandwidth case on CP Bus:** This scenario shows a burst of four Write operations followed by three Read operations. The bottom waveform shows a sequence of operations: Write, Write, Write, Write, Read, Read, Read. A horizontal double-headed arrow indicates the 4-clock maximum pipeline depth, spanning from the start of the first Write operation to the start of the first Read operation.

~~Substituted~~



FIGURE 23  
SAU to SDRAM Scheduler Data Transfer



# SDRAM Scheduler to SDU Data Transfer




FIGURE 24





## SDRAM Controller Data Write FIFO





FIGURE 26

FIGURE 27

# SDRAM Controller Data Read FIFO



Field	Left	Right	Bits
Src	310	306	5
CPUOpcode	305	302	4
BC/MC Bitmap	301	270	32
Cos	269	267	3
P	266	266	1
FC (S)	265	265	1
LC (E)	264	264	1
CRC	263	262	2
Len (0 = 64)	261	256	6
O	255	254	2
BC/MC	253	253	1
Copy Count (0 = 32)	252	248	5
Untagged Bitmap	247	216	32
IP	215	215	1
IPX	214	214	1
Time Stamp	213	200	14
Cell Data Bytes 24-0	199	0	200
Total			311


**FIGURE 28**



Field	Left	Right	Bits	First Only
Last Slot	313	313	1	X
Next Slot ID	312	297	16	X
Copy Count	296	292	5	X
SPUOpcode	291	288	4	
Cell Size	287	286	2	
P	285	285	1	
FC	284	284	1	
LC	283	283	1	
CRC	282	281	2	
Len	280	275	6	
O	274	273	2	
BC/MC	272	272	1	
IP	271	271	1	
IPX	270	270	1	
Time Stamp	269	256	14	


**Figure 30**

00000000 00000000 00000000 00000000

$$A \quad B \quad C$$


## Figure 31

**Figure 32**








FIGURE 33





FIGURE 34






FIGURE 36




Figure 37

(1) (2) (3)




Figure 38

The diagram shows a vertical stack of horizontal lines representing memory address locations. A curved arrow on the left points to the top of the stack, labeled "Memory Address Locations". A horizontal arrow on the right points to the top line, labeled "Pointer". Another horizontal arrow on the right points to a line further down, labeled "Address corresponding to a bed memory location". A diagonal line crosses the stack from the top left to the bottom right.

**Figure 39**